

## BACKGROUND OF THE INVENTION

[illegible]

10

## 15

20

25

signals, and some apparatuses, particularly personal computers provide a plurality of resolutions.

For example, some IBM compatible personal computers (PCs) can provide resolutions of 320 x 200 dots, 640 x 400 dots, 720 x 400 dots, 640 x 350 dots, 640 x 480 dots, 800 x 600 dots, 1024 x 768 dots, 1280 x 1024 dots and the like.

On the side of CRT display devices, there are so-called multi-sync CRT display devices which measure sync signals of the video signal and determine drive periods of a scan line and its swing width to match the measured sync signals.

Some CRT display devices store in advance measured video signals or sync signals of several types of host computers in a memory as display parameters. If a CRT display device can identify a host computer when the sync signals are measured, it uses the display parameters stored in the memory so that a more precise display of such as a display position can be produced.

The above-conventional display devices are, however, associated with the following problems. Dot matrix display devices such as liquid crystal display devices and plasma display devices adopt a display control method suitable for digital signals. Therefore, after an input analog image signal is A/D converted, it is displayed. In this case, generally, one pixel of a video signal is sampled and displayed in

SECRET " 444660

correspondence with one pixel of a display panel,  
because of the current technical standards of dot  
matrix display devices.

5 If a video signal with a low resolution is to be  
displayed on a dot matrix display device having a high  
resolution, it becomes necessary to perform a video  
signal expansion process through interpolation. In  
addition to this problem, another problem is that a  
real time display of an image with plentiful motions on  
10 a display device having a low refresh rate is  
impossible unless the image data has a resolution lower  
than the vertical resolution of the display device.

#### SUMMARY OF THE INVENTION

15 Under the above-described background, it is  
therefore an object of the present invention to provide  
a display control apparatus and a display control  
method capable of a real time display of an image with  
plentiful motions even on a dot matrix display device  
20 having a low refresh rate and capable of displaying  
even a computer signal having display modes at various  
resolutions or a TV signal on a dot matrix display  
device having a fixed resolution.

25 In order to achieve the above object of the  
invention, in a display control apparatus and a display  
control method according to a preferred embodiment, a  
resolution of an input image signal is judged, a change

266727 2446680

in the image signal is detected, and the image signal is adaptatively interpolated in accordance with the judgement and detection results.

5 In a display control apparatus and a display control method according to another preferred embodiment, a resolution of an input image signal is judged, either a first display mode or a second display mode is selected for the display of the image signal, and the image signal is adaptatively interpolated in accordance with the judgement and selection results.

10 In a display control apparatus and a display control method according to still another preferred embodiment, either a computer input signal or a television input signal is input, a resolution of the input signal is judged, and the input signal is adaptatively interpolated in accordance with the selected input and judgement results.

15 Other objects, features and advantages of the invention will become apparent from the following detailed description taken in conjunction with the accompanying drawings.

#### BRIEF DESCRIPTION OF THE DRAWINGS

20 Fig. 1 is a block diagram showing the structure of a display control apparatus according to a first embodiment of the present invention.

Fig. 2 is comprised of Figs. 2A and 2B showing flow charts illustrating the operation of measuring the

Fig. 3 is a timing chart illustrating the operation of measuring the frequencies of horizontal and vertical sync signals of an input signal according to the first embodiment of the invention.

Fig. 4 is a flow chart illustrating the operation of detecting a display mode according to the first embodiment of the invention.

Fig. 6 is a flow chart illustrating the operation of a motion detection process according to the first embodiment of the invention.

Figs. 7A and 7B illustrate examples of an interpolation process according to the first embodiment of the invention, wherein Fig. 7A illustrates a linear interpolation method and Fig. 7B illustrates a cubic convolution interpolation method.

Figs. 8A and 8B illustrate an interpolation process and a drive display process in each of a high speed mode and in a high image quality mode, wherein Fig. 8A illustrates the interpolation process and the drive display process in the high speed mode, and Fig. 8B illustrates the interpolation process and the drive

display process in the high image quality mode.

Fig. 9 is a block diagram showing the structure of a display control apparatus according to a second embodiment of the present invention.

5 Figs. 10A, 10B and 10C illustrate examples of an OSD according to the second embodiment, wherein Fig. 10A illustrates an example when a high speed mode is selected, Fig. 10B illustrates an example when a high image quality mode is selected, and Fig. 10C is a  
10 schematic diagram of a key panel.

Fig. 11 is a block diagram showing the structure of a display control apparatus according to a third embodiment of the present invention.

15 Fig. 12 is a block diagram showing the structure of a decoder unit according to the third embodiment of the invention.

Fig. 13 illustrates frame conversion according to the third embodiment of the invention.

20 Fig. 14 is a block diagram showing the structure of a display control apparatus according to a fourth embodiment of the present invention.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

25 First, the structure of a display control apparatus of the first embodiment will be described with reference to Fig. 1. The display control apparatus is constituted of a sync signal separation

unit 11, a PLL (phase locked loop) & VCO (voltage controlled oscillator) unit 12, an A/D (analog/digital) converter 13, an interpolation processing unit 14, a system control unit 15, a motion detection unit 16, a drive control unit 17 and a display control unit 19. The display control apparatus performs a display control of a display device 18 and is connected to a host computer (not shown) or the like.

The structure of each component of the display control apparatus will be described in detail. The sync signal separation unit 11 receives a video signal from a host computer or the like, the video signal being constituted of an RGB image signal and sync signals such as a composite sync signal, a separate sync signal and a sync-on green signal. The input video signal is separated into an image signal and a sync signal. Generated from the separated sync signal are horizontal and vertical sync signals of a negative polarity and a sync signal polarity discriminating signal. These horizontal and vertical sync signals and sync signal polarity discriminating signal are supplied to the system control unit 15 and PLL & VCO unit 12 to be later detailed. The image signal is supplied to the A/D converter 13 to be later detailed.

The PLL & VCO unit 12 receives the horizontal and vertical sync signals and sync signal polarity discriminating signal, and generates A/D sampling

clocks which are supplied to the A/D converter 13. In response to the sampling clocks, the A/D converter 13 A/D converts the analog input signal into a digital signal and supplies the digital signal to the  
5 interpolation processing unit 14 to be later detailed.

The system control unit 15 receives the horizontal and vertical sync signals and measures the frequencies of the input horizontal and vertical sync signals and the vertical sync signal polarity to thereby judge a  
10 display mode of the input signal. The system control unit 15 has a horizontal sync signal pulse number count timer T1, a vertical sync signal frequency count timer T2 and a vertical sync signal polarity discriminating timer T3 which will be later described. The  
15 measurements by the system control unit 15 of the frequencies of the horizontal and vertical sync signals and the vertical sync signal polarity will be later described.

The motion detection unit 16 has, as shown in Fig. 5, a comparison unit 16a and a frame storage unit 16b.  
20 The motion detection unit 16 receives the digital image signal output from the A/D converter 13 and judges whether the image has plentiful motions or not. The judgement result information is transferred to the  
25 system control unit 15. The motion detection by the motion detection unit 16 will be later detailed.

The interpolation processing unit 14 interpolates

2025-11-14 14:44:44



an RGB image signal digitalized by the A/D converter 13, in accordance with a high image quality mode or a high speed mode to be later detailed. In the high image quality mode, the interpolation process is performed to have the same image size as that corresponding to the horizontal and vertical resolutions of the display device 18. In contrast, in the high speed mode, the interpolation process is performed to have the image size corresponding only to the horizontal resolution of the display device 18. A magnification factor by the interpolation process is determined by the system control unit 15 in accordance with the already known resolutions of the display device 18 and with the horizontal and vertical resolutions of the input signal obtained through the display mode judgement by the system control unit 15. The details of the interpolation process by the interpolation unit 14 will be later given.

Under the control of the system control unit 15, the drive control unit 17 instructs the display control unit 19 to perform a predetermined process. The operation of the drive control unit 17 will be later detailed. In accordance with an instruction from the drive control unit 17, the display control unit 19 operates to display the same data on two lines of the display device 18, or display the data having the same resolutions as the horizontal and vertical resolutions,

on the display device 18. The display control by the display control unit 19 will be later detailed.

Next, the measurements by the system control unit 15 of the frequencies of the horizontal and vertical sync signals and the vertical sync signal polarity will be described with reference to the flow charts of Figs. 2A and 2B and the timing chart of Fig. 3.

First, the system control unit 15 causes to start at the same time the counting operations of the horizontal sync signal pulse number count timer T1, vertical sync signal frequency count timer T2 and vertical sync signal polarity discriminating timer T3, to initially start counting the number of horizontal sync signal pulses (Step S81). It is judged (Steps S82 and S83) whether the vertical sync signal pulse is high level or low level during each time duration (one count period by the vertical sync signal polarity discriminating timer T3) longer than the active period of the vertical sync signal and sufficiently shorter than one cycle period. This operation is repeated, for example, three times (Step S84). For example, if a high level is detected two or three times, the polarity of the vertical sync signal is judged as active low (Step S85). Fig. 3 is the timing chart illustrating the relationship between the horizontal and vertical sync signals and timers T1, T2 and T3.

The frequency of the horizontal sync signal is

0899444 121997

calculated from the number of horizontal sync signal pulses generated until the count of the horizontal sync signal pulse number count timer is completed after the polarity of the vertical sync signal is judged (Steps  
5 S86 and S87). For example, if there are 500 pulses while 10 ms is counted, the frequency of the horizontal sync signal is 50 KHz. Next, the frequency of the vertical sync signal is calculated by measuring the  
10 time of one cycle period of the horizontal sync signal with the vertical sync signal frequency count timer T2 (Steps S88 and S89). For example, if the vertical sync signal frequency count timer T2 counts 20 ms, the frequency of the vertical sync signal is 50 Hz.

In accordance with the frequencies of the  
15 horizontal and vertical sync signals and the polarity of the vertical sync signal obtained in the manner described above, the system control unit 15 judges the display mode (horizontal and vertical resolutions) of the input signal. The display mode judgement will be  
20 described with reference to the flow chart of Fig. 4.

The measurement results by the operation illustrated in Figs. 2A and 2B are assumed that the horizontal sync signal frequency (hereinafter represented by HS) is A Hz, that the vertical sync  
25 signal frequency (hereinafter represented by VS) is B Hz, and that the vertical sync signal polarity (hereinafter represented by VP) is active low (Step

S101). Next, it is judged (Step S102) whether the conditions of  $a-2 < A < a+2$  and  $b-2 < B < b+2$  are satisfied. If the judgement at Step S102 is affirmative, i.e., if HS and VS are near HS and VS of a first display mode (e.g., both HS and VS are in the range from - 2 to + 2), then it is judged that the display mode is the first display mode (HS = a, VS = b) (Step S103).

If the judgement at Step S102 is negated, it is judged (Step S104) whether the conditions, e.g.,  $c-2 < A < c+2$  and  $d-2 < B < d+2$  are satisfied. If the judgement at Step S104 is affirmative, it is judged (Step S105) whether VP is active low. If the judgement at Step S105 is affirmative, it is judged (Step S106) that the display mode is a second display mode (HS = c, VS = d, VP = active low). If the judgement at Step S105 is negated, it is judged (Step S107) that the display mode is a third display mode (HS = c, VS = d, VP = active high).

If the judgement at Step S104 is negated, it is judged (Step S108), for example, whether the conditions  $e-2 < A < e+2$  and  $f-2 < B < f+2$  are satisfied. If the judgement at Step S108 is affirmative, it is judged (Step S109) that the display mode is a display mode N (HS = e, VS = f).

The display modes include the modes having the same values of HS and VS and different values of VP,

the judgement process for these display modes being indicated at Steps S102 to S107.

If the judgement at Step S108 is negated, i.e., no display mode is judged, the display mode is set (Step  
5 S110) to a predetermined display mode Z (HS = x, VS = z, VP = active low).

The motion detection by the motion detection unit 16 of the display control apparatus will be detailed with reference to the block diagram of Fig. 5 and the  
10 flow chart of Fig. 6.

The motion detection unit 16 judges whether image data of a new frame is input from the A/D converter 13 to the comparison unit (Step S41). If the new frame data is input, the comparison unit 16a compares each  
15 pixel of the new frame data with a corresponding pixel of the frame data one frame before that stored in the frame storage unit 16b, and if a difference between pixel data is larger than a predetermined threshold value, it is judged that this pixel has a motion (Step  
20 S42).

It is further judged whether the number of pixels having a motion is equal to or larger than a predetermined value (Step S43). If the number of moving pixels is equal to or larger than the  
25 predetermined value, data instructing a high speed mode to be later described is supplied to the system control unit 15 (Step S44). If the number of moving pixels is

smaller than the predetermined value, data instructing a high image quality mode to be later described is supplied to the system control unit 15 (Step S45).

Next, the interpolation process by the  
5 interpolation processing unit 14 of the display control apparatus will be described with reference to Figs. 7A and 7B.

As an interpolation processing method generally used, there are a linear interpolation method (first  
10 order interpolation method), a cubic convolution interpolation method, and the like. These methods do not retain original data and can perform smooth interpolation, although blur is likely to be generated as a whole.

15 The cubic convolution interpolation method will be first described with reference to Fig. 7B. With the cubic convolution interpolation method, pixel data to be interpolated is obtained by using a cubic convolution function and the pixel data of two pixels  
20 on both sides of an interpolated pixel. The cubic convolution function  $f$  is given by the following equation (1) where  $t$  is a distance between an interpolated pixel ( $b_2$ ) and a train of four pixels ( $a_0$ ,  $a_1$ ,  $a_2$  and  $a_3$ ) disposed at a space  $l$  on both sides of  
25 the interpolated pixel.

$$f(t) = \sin(\pi t) / (\pi t) \quad \dots (1)$$

The equation (1) is developed into the following equations (2) to (4) depending upon the range of t.

$$f(t) = 1 - 2 * |t| ^ 2 + |t| ^ 3$$
$$(0 \leq |t| < 1) \quad \dots (2)$$

5

$$f(t) = 4 - 8 * |t| + 5 * |t| ^ 2 - |t| ^ 3$$
$$(1 \leq |t| < 2) \quad \dots (3)$$

$$f(t) = 0 \quad \dots (4)$$

10 For example, as shown in Fig. 7B, the pixel data of the pixel b2 interpolated at the position (between pixels a1 and a2) spaced from the pixels a0, a1, a2 and a3 disposed at the space 1 by distances u1, u2, u3 and u4 is given by the following equation (5) by using the cubic convolution function f.

15

$$b2 = a0 * (4 - 8 * u1 + 5 * u1 ^ 2 - u1 ^ 3)$$
$$+ a1 * (1 - 2 * u2 ^ 2 + u2 ^ 3)$$
$$+ a2 * (1 - 2 * u3 ^ 2 + u3 ^ 3)$$
$$+ a3 * (4 - 8 * u4 + 5 * u4 ^ 2 - u4 ^ 3)$$
$$\dots (5)$$

20 The cubic convolution interpolation method using the equations (1) and (5) will be described by taking as an example an interpolation from four pixels to five pixels. In this example, pixel data of four pixels before interpolation is used for generating five

25 interpolated pixel data. The pixel data bn after the liner interpolation and the pixel data bn after the cubic convolution interpolation are given by the

following equations (6) by using the pixel data before interpolation.

$$\begin{aligned} b_{5n+1} &= a_{4n+1} \quad (n=0,1,2,\dots) \\ b_{5n+2} &= (-4/125) * a_{4n} + (29/125) * a_{4n+1} \\ &\quad + (116/125) * a_{4n+2} + (-16/125) * a_{4n+3} \\ b_{5n+3} &= (-12/125) * a_{4n+1} + (62/125) * a_{4n+2} \\ &\quad + (93/125) * a_{4n+3} + (-18/125) * a_{4(n+1)} \\ b_{5n+4} &= (-18/125) * a_{4n+2} + (93/125) * a_{4n+3} \\ &\quad + (62/125) * a_{4(n+1)} + (-12/125) * a_{4(n+1)+1} \\ b_{5(n+1)} &= (-16/125) * a_{4n+3} + (116/125) * a_{4(n+1)} \\ &\quad + (29/125) * a_{4(n+1)+1} + (-4/125) * a_{4(n+1)+2} \\ &\quad \dots (6) \end{aligned}$$

With reference to Fig. 7A, a method of partially performing the linear interpolation will be described, which method retains the original data and does not require complicated calculations like the above-described cubic convolution interpolation method. In the example shown in Fig. 7A, two pixels are interpolated by using pixel data of each original pixel.

Input data  $a_1$ ,  $a_2$  and  $a_3$  are retained as output data  $b_1$ ,  $b_3$  and  $b_5$ , respectively. Output data  $b_2$  interpolated between the output data  $b_1$  and  $b_3$  is obtained as an average of the input data  $a_1$  and  $a_2$  on both sides of the output data  $b_2$ . This method retains a fairly large amount of original data. Therefore,



although this method performs only a simple process,  
blur of an image hardly occurs as opposed to the case  
of a perfect linear interpolation. Moreover, since the  
linear interpolation is performed also for the smooth  
5 half tone image portion, smoothness of the image cannot  
be degraded.

Next, with reference to Figs. 8A and 8B, the  
operations of displaying an image on the display device  
18 by the drive control unit 17 and display control  
10 unit 19 of the display control apparatus will be  
described for the high speed mode and for the high  
image quality mode designated by the motion detection  
unit 16.

In the high speed mode, under the control of the  
15 system control unit 15, the interpolation processing  
unit 14 performs an interpolation process only in the  
horizontal direction to make the horizontal resolution  
of the input signal match with the horizontal  
resolution of the display device 18. The display  
20 control unit 19 drives the display device 18 to display  
the same data on two lines at the same time (refer to  
Fig. 8A). Drive and display of the same data on two  
lines at the same time are performed only if the  
vertical resolution of the input data is  $1/2$  or smaller  
25 than that of the display device 18 when it is displayed  
in the display mode judged by the system control unit.  
If not, an input signal is displayed one line after

another as in the ordinary display control. If the vertical resolution of the input data is  $1/3$  or smaller than that of the display device 18, the same data is displayed on three lines at the same time. Similarly, if the vertical resolution of the input data is  $1/4$  or smaller than that of the display device 18, the same data is displayed on four lines at the same time.

In the high image quality mode, under the control of the system control unit 15, the interpolation processing unit 14 performs an interpolation process for matching both the horizontal and vertical resolutions of an input signal with those of the display device 18, while taking the judged display mode into consideration. The display control unit 19 drives the display device 18 to display an image having the resolutions same as the horizontal and vertical resolutions of the display device 18 (refer to Fig. 8B).

As described above, the display control apparatus of the first embodiment comprises: the sync signal separation unit 11 for separating an input analog signal of a computer or the like into an image signal and a sync signal and generating horizontal and vertical sync signals and a sync signal polarity signal; the A/D converter 13 for converting the input analog signal into a digital image signal; the system control unit 15 for measuring the frequencies of the

input horizontal and vertical sync signals and judging  
the display mode in accordance with the measured  
results; the motion detection unit 16 for judging  
whether the digital image signal output from the A/D  
5 converter 13 is an image having plentiful motions; the  
interpolation processing unit 14 for performing an  
interpolation process of changing the resolution only  
in the horizontal direction to the same horizontal  
resolution of the display device 18 if the motion  
10 detection unit 16 judges that the image has plentiful  
motions, and performing an interpolation process of  
changing the resolutions both in the horizontal and  
vertical directions to the same horizontal and vertical  
resolutions of the display device 18 if the motion  
15 detection unit 16 judges that the image has not  
plentiful motions; and the drive control unit 17 for  
controlling to display the same data on N lines of the  
display device 18 at the same time where N is a  
quotient of the vertical resolution of the display  
20 device 18 divided by the vertical resolution of the  
input signal, if the motion detection unit 16 judges  
that the image has plentiful motions, and to display  
the image one line after another if the motion  
detection unit 16 judges that the image has not  
25 plentiful motions. Accordingly, even a dot matrix  
display device having a low refresh rate can display in  
real mode an image with plentiful motions, and even a

466T2T 4446680

computer signal having various display modes with different resolutions and a TV signal can be displayed on a dot matrix display device with a fixed resolution.

In the second embodiment, the high speed mode and the high image quality mode are manually switched by an operator instead of automatic switching therebetween by the motion detection unit 16 of the first embodiment.

The structure of a display control apparatus of the second embodiment will be described with reference to Fig. 9. The display control apparatus is constituted of a sync signal separation unit 21, a PLL (phase locked loop) & VCO (voltage controlled oscillator) unit 22, an A/D (analog/digital) converter 23, an interpolation processing unit 24, a system control unit 25, an on-screen display (OSD) control unit 26, a switch 27, a key input unit 28, a drive control unit 29 and a display control unit 30. The display control apparatus performs a display control of a display device 18 and is connected to a host computer (not shown) or the like.

The structure of each component of the display control apparatus will be described in detail. The sync signal separation unit 21 receives a video signal from a host computer or the like, the video signal being constituted of an RGB image signal and sync signals such as a composite sync signal, a separate sync signal and a sync-on green signal. The input

video signal is separated into an image signal and a sync signal. Generated from the separated sync signal are horizontal and vertical sync signals of a negative polarity and a sync signal polarity discriminating signal. These horizontal and vertical sync signals and sync signal polarity discriminating signal are supplied to the system control unit 25 and PLL & VCO unit 22 to be later detailed. The image signal is supplied to the A/D converter 23 to be later detailed.

The PLL & VCO unit 22 receives the horizontal and vertical sync signals and sync signal polarity discriminating signal, and generates A/D sampling clocks which are supplied to the A/D converter 23. In response to the sampling clocks, the A/D converter 23 A/D converts the analog input signal into a digital signal and supplies the digital signal to the interpolation processing unit 24 to be later detailed.

The system control unit 25 receives the horizontal and vertical sync signals and measures the frequencies of the input horizontal and vertical sync signals and the vertical sync signal polarity to thereby judge a display mode of the input signal. The measurements by the system control unit 25 of the frequencies of the horizontal and vertical sync signals and the vertical sync signal polarity are the same as detailed in the first embodiment, and so the description thereof is omitted.

In accordance with the frequencies of the horizontal and vertical sync signals and the polarity of the vertical sync signal obtained as described previously, the system control unit 25 judges the display mode (horizontal and vertical resolutions) of the input signal. The display mode judgement by the system control unit 25 has been detailed in the first embodiment, and so the description thereof is omitted.

The OSD control unit 26 is controlled by the system control unit 25 and has a function of facilitating the display mode switching by an operator via the key input unit 28. The display mode switching by an operator via the key input unit 28 and output data from the OSD control unit 26 will be described with reference to Figs. 10A to 10C.

As an operator depresses a MENU button of the key input unit 28 shown in Fig. 10C, OSD data such as shown in Fig. 10A or 10B is sent from the OS control unit 26 to the display device 18 via the switch 27 to be later detailed. The operator operates upon a SELECT button shown in Fig. 10C to switch the display mode between the high speed mode and the high image quality mode. Each time the SELECT switch is operated upon, the OSD display is switched between the displays of Figs. 10A and 10B.

The switch 27 selects either image data output from the interpolation processing unit 24 to be later

detailed or OSD data output from the OSD control unit 26, and supplies the selected data to the display control unit 30 to be later detailed. The display control unit 30 synthesizes the image data and OSD data to form one image.

The interpolation processing unit 24 interpolates an RGB image signal digitalized by the A/D converter 23, in accordance with a high image quality mode or a high speed mode to be later detailed. In the high image quality mode, the interpolation process is performed to have the same image size as that corresponding to the horizontal and vertical resolutions of the display device 18. In contrast, in the high speed mode, the interpolation process is performed to have the image size corresponding only to the horizontal resolution of the display device 18. A magnification factor by the interpolation process is determined by the system control unit 25 in accordance with the already known resolutions of the display device 18 and with the horizontal and vertical resolutions of the input signal obtained through the display mode judgement by the system control unit 25.

Under the control of the system control unit 25, the drive control unit 29 instructs the display control unit 30 to perform a predetermined process. In accordance with an instruction from the drive control unit 29, the display control unit 30 operates to

display the same data on two lines of the display device 18, or display the data having the same resolutions as the horizontal and vertical resolutions, on the display device 18. The operations by the drive control unit 29 and the display control unit 30 has  
5 been detailed in the first embodiment, and so the description thereof is omitted.

As described above, the display control apparatus of the second embodiment comprises: the sync signal separation unit 21 for separating an input analog  
10 signal of a computer or the like into an image signal and a sync signal and generating horizontal and vertical sync signals and a sync signal polarity signal; the A/D converter 23 for converting the input  
15 analog signal into a digital image signal; the system control unit 25 for measuring the frequencies of the input horizontal and vertical sync signals and judging the display mode in accordance with the measured results; the key input unit 28 for selecting either the  
20 high speed mode or the high image quality mode; the OSD control unit 26 for outputting as display data the display mode switching state selected by the key input unit 28 to the display device 18; the interpolation processing unit 24 for performing an interpolation  
25 process of changing the resolution only in the horizontal direction to the same horizontal resolution of the display device 18 if the high speed mode is

466227 2446680



selected by the key input unit 28, and performing an interpolation process of changing the resolutions both in the horizontal and vertical directions to the same horizontal and vertical resolutions of the display device 18 if the high image quality mode is selected; the switch 27 for selecting either the image data output from the interpolation processing unit 24 or the display data output from the OSD control unit 26; and the drive control unit 29 for controlling to display the same data on N lines of the display device 18 at the same time where N is a quotient of the vertical resolution of the display device 18 divided by the vertical resolution of the input signal, if the key input unit 28 selects the high speed mode, and to display the image one line after another if the high image quality mode is selected. Accordingly, even a dot matrix display device having a low refresh rate can display in real mode an image with plentiful motions, and even a computer signal having various display modes with different resolutions and a TV signal can be displayed on a dot matrix display device with a fixed resolution. Further, switching between the high speed mode and the high image quality mode can be manually performed in response to a key input by an operator.

In the first and second embodiments, only a single analog signal from a computer is used. In the third embodiment, two analog input signals from a computer

and a TV are processed. However, in the third embodiment, switching between the high speed mode and the high image quality mode is automatically performed by using the motion detection unit same as the first  
5 embodiment, both when the computer input signal is displayed and when the TV input signal is displayed.

The structure of a display control apparatus of the third embodiment will be described with reference to Fig. 11. The display control apparatus is  
10 constituted of a sync signal separation unit 71, a PLL (phase locked loop) & VCO (voltage controlled oscillator) unit 72, an A/D (analog/digital) converter 73, a switch 74, a system control unit 75, a motion detection unit 76, an interpolation processing unit 77,  
15 a key input unit 78, a drive control unit 79, a decoder unit 80, a frame conversion unit 81 and a display control unit 82. The display control apparatus performs a display control of a display device 18 and is connected to a host computer (not shown) or the  
20 like.

The structure of each component of the display control apparatus will be described in detail. The sync signal separation unit 71 receives a video signal from a host computer or the like, the video signal  
25 being constituted of an RGB image signal and sync signals such as a composite sync signal, a separate sync signal and a sync-on green signal. The input

video signal is separated into an image signal and a sync signal. Generated from the separated sync signal are horizontal and vertical sync signals of a negative polarity and a sync signal polarity discriminating signal. These horizontal and vertical sync signals and sync signal polarity discriminating signal are supplied to the system control unit 75 and PLL & VCO unit 72 to be later detailed. The image signal is supplied to the A/D converter 73 to be later detailed.

The PLL & VCO unit 72 receives the horizontal and vertical sync signals and sync signal polarity discriminating signal, and generates A/D sampling clocks which are supplied to the A/D converter 73. In response to the sampling clocks, the A/D converter 73 A/D converts the analog input signal into a digital signal and supplies the digital signal to the interpolation processing unit 77 to be later detailed.

The system control unit 75 receives the horizontal and vertical sync signals and measures the frequencies of the input horizontal and vertical sync signals and the vertical sync signal polarity to thereby judge a display mode of the input signal. The measurements by the system control unit 75 of the frequencies of the horizontal and vertical sync signals and the vertical sync signal polarity are the same as detailed in the first embodiment, and so the description thereof is omitted.

In accordance with the frequencies of the horizontal and vertical sync signals and the polarity of the vertical sync signal obtained as described previously, the system control unit 75 judges the display mode (horizontal and vertical resolutions) of the input signal. The display mode judgement by the system control unit 75 has been detailed in the first embodiment, and so the description thereof is omitted. In this case, however, if a TV signal is selected from the computer signal input and the TV signal input by an operator via the key input unit 78 to be later detailed, the image data is processed as having horizontal and vertical resolutions of  $640 \times 480$ .

The decoder unit 80 has, as shown in Fig. 12, an A/D conversion unit 80a, a color difference demodulation unit 80b and an RGB conversion unit 80c. The decoder unit 80 receives a TV signal of NTSC (national television system committee) or the like which is A/D converted by the A/D conversion unit 80a, demodulated into color difference signals by the color difference demodulation unit 80b, and matrix-converted from YCrCb signals into RGB signals by the RGB conversion unit 80c to generate digital image data (field data) of  $640 \times 240$  pixels at the frequency of 60 Hz same as the input signal.

The frame conversion unit 81 alternately combines lines of the field images having the frequency of 60 Hz

and converts the field images into frame images having the frequency of 30 Hz, as illustrated in Fig. 13. As a result, the image having the horizontal and vertical resolutions of  $640 \times 480$  can be supplied to the switch 74 to be later detailed.

The key input unit 78 has a function of switching between the computer signal input and the TV signal input upon depression by an operator of a TV/PC button on a key panel of the key input unit 78 such as shown in Fig. 10C. The switching between the computer signal input and the TV signal input can be effected by the system control unit 75 which controls the switch 74 in accordance with switching information supplied from the key input unit 78.

The motion detection unit 76 receives the computer image signal output from the A/D converter 73 and the TV image signal output from the frame conversion unit 81 and judges whether each image has plentiful motions or not. The judgement result information is transferred to the system control unit 75. The motion detection by the motion detection unit 76 has been detailed in the first embodiment, and so the description thereof is omitted.

The interpolation processing unit 77 interpolates the computer image signal or TV image signal output from the switch 74, in accordance with the high image quality mode or high speed mode. In the high image

quality mode, the interpolation process is performed to have the same image size as that corresponding to the horizontal and vertical resolutions of the display device 18. In contrast, in the high speed mode, the interpolation process is performed to have the image size corresponding only to the horizontal resolution of the display device 18. A magnification factor by the interpolation process is determined by the system control unit 75 in accordance with the already known resolutions of the display device 18 and with the horizontal and vertical resolutions of the input signal obtained through the display mode judgement by the system control unit 75.

Under the control of the system control unit 75, the drive control unit 79 instructs the display control unit 82 to perform a predetermined process. In accordance with an instruction from the drive control unit 79, the display control unit 82 operates to display the same data on two lines of the display device 18, or display the data having the same resolutions as the horizontal and vertical resolutions, on the display device 18. The display control by the drive control unit 79 and display control unit 82 has been detailed in the first embodiment, and so the description thereof is omitted.

As described above, the display control apparatus of the third embodiment comprises: the sync signal

separation unit 71 for separating an input analog  
signal of a computer or the like into an image signal  
and a sync signal and generating horizontal and  
vertical sync signals and a sync signal polarity  
5 signal; the A/D converter 73 for converting the input  
analog signal into a digital image signal; the system  
control unit 75 for measuring the frequencies of the  
input horizontal and vertical sync signals and judging  
the display mode in accordance with the measured  
10 results; the frame conversion unit 81 for converting  
RGB data of the TV input signal from the field unit  
into the frame unit; the motion detection unit 76 for  
judging whether the digital image signal output from  
the A/D converter 73 or the RGB data output from the  
15 frame conversion unit 81 is an image having plentiful  
motions; the key input unit 78 for selecting either the  
TV signal input or the computer signal input; the  
switch 74 for selecting either the TV signal input or  
the computer signal input in accordance with a  
20 selection by the key input unit 78; the interpolation  
processing unit 77 for performing an interpolation  
process of changing the resolution only in the  
horizontal direction to the same horizontal resolution  
of the display device 18 if the motion detection unit  
25 76 judges that the image has plentiful motions, and  
performing an interpolation process of changing the  
resolutions both in the horizontal and vertical

465T2T 4446680

directions to the same horizontal and vertical  
resolutions of the display device 18 if the motion  
detection unit 76 judges that the image has not  
plentiful motions; and the drive control unit 79 for  
5 controlling to display the same data on N lines of the  
display device 18 at the same time where N is a  
quotient of the vertical resolution of the display  
device 18 divided by the vertical resolution of the  
input signal, if the motion detection unit 76 judges  
10 that the image has plentiful motions, and to display  
the image one line after another if the motion  
detection unit 76 judges that the image has not  
plentiful motions. Accordingly, even a dot matrix  
display device having a low refresh rate can display in  
15 real mode an image with plentiful motions, and even a  
computer signal having various display modes with  
different resolutions and a TV signal can be displayed  
on a dot matrix display device with a fixed resolution.  
Further, two input signals not only a computer input  
20 signal but also a TV input signal can be processed.

In the first and second embodiments, only one  
analog signal supplied from a computer is used. In the  
fourth embodiment, two analog signals supplied from a  
computer and a TV are processed similar to the third  
25 embodiment. However, switching between the high speed  
mode and the high image quality mode is automatically  
performed to set the high image quality mode when the



computer input signal is displayed and the high speed mode when the TV input signal is displayed, as different from the third embodiment.

466227 4446660  
5 The structure of a display control apparatus of the fourth embodiment will be described with reference to Fig. 14. The display control apparatus is constituted of a sync signal separation unit 121, a PLL (phase locked loop) & VCO (voltage controlled oscillator) unit 122, an A/D (analog/digital) converter 10 123, a switch 124, a system control unit 125, an interpolation processing unit 126, a key input unit 127, a drive control unit 128, a decoder unit 129, a frame conversion unit 130 and a display control unit 131. The display control apparatus performs a display 15 control of a display device 18 and is connected to a host computer (not shown) or the like.

The structure of each component of the display control apparatus will be described in detail. The sync signal separation unit 121 receives a video signal 20 from a host computer or the like, the video signal being constituted of an RGB image signal and sync signals such as a composite sync signal, a separate sync signal and a sync-on green signal. The input video signal is separated into an image signal and a 25 sync signal. Generated from the separated sync signal are horizontal and vertical sync signals of a negative polarity and a sync signal polarity discriminating

5

10

15

25

display mode (horizontal and vertical resolutions) of the input signal. The display mode judgement by the system control unit 125 has been detailed in the first embodiment, and so the description thereof is omitted.

5 In this case, however, if a TV signal is selected from the computer signal input and the TV signal input by an operator via the key input unit 127 to be later detailed, the image data is processed as having horizontal and vertical resolutions of  $640 \times 480$ .

10 Similar to the third embodiment, the decoder unit 129 receives a TV signal of NTSC (national television system committee) or the like which is A/D converted by an A/D conversion unit of the decoder unit 129, demodulated into color difference signals by a color  
15 difference demodulation unit of the decoder unit 129, and matrix-converted from YCrCb signals into RGB signals by an RGB conversion unit of the decoder unit 129 to generate digital image data (field data) of  $640 \times 240$  pixels at the frequency of 60 Hz same as the  
20 input signal.

The frame conversion unit 130 alternately combines lines of the field images having the frequency of 60 Hz and converts the field images into frame images having the frequency of 30 Hz. As a result, the image having  
25 the horizontal and vertical resolutions of  $640 \times 480$  can be supplied to the switch 124 to be later detailed.

Similar to the third embodiment, the key input

466T-44660

unit 127 has a function of switching between the computer signal input and the TV signal input upon depression by an operator of a TV/PC button on a key panel of the key input unit 127 such as shown in Fig.

5 10C. The switching between the computer signal input and the TV signal input can be effected by the system control unit 125 which controls the switch 124 in accordance with switching information supplied from the key input unit 127.

10 If a signal output from the switch 124 is the computer image signal, the interpolation processing unit 126 performs an interpolation process to make the computer image signal have the same image size as that corresponding to the horizontal and vertical  
15 resolutions of the display device 18. In contrast, if the switch 124 outputs the TV image signal, the interpolation process is performed to have the image size corresponding only to the horizontal resolution of the display device 18. A magnification factor by the  
20 interpolation process is determined by the system control unit 125 in accordance with the already known resolutions of the display device 18 and with the horizontal and vertical resolutions of the input signal obtained through the display mode judgement by the  
25 system control unit 125.

Under the control of the system control unit 125, the drive control unit 128 instructs the display

2025T-4446680

control unit 131 to perform a predetermined process.  
In accordance with an instruction from the drive  
control unit 128, the display control unit 131 operates  
to display the same data on two lines of the display  
5 device 18 simultaneously, or display the data having  
the same resolutions as the horizontal and vertical  
resolutions, on the display device 18.

The display control by the drive control unit 128  
and display control unit 131 will be detailed. If an  
10 operator selects the TV image signal, the interpolation  
processing unit 126 performs, under the control of the  
system control unit 125, an interpolation process to  
make the TV image have the image size corresponding  
only to the horizontal resolution of the display device  
15 18. In this case, the display control unit 131  
displays the same data on two lines of the display  
device 18 at the same time. If the vertical resolution  
of the display device is a threefold or more of 480,  
the same data is displayed on three lines at the same  
20 time. Similarly, if the vertical resolution of the  
display device is a fourfold or more of 480, the same  
data is displayed on four lines at the same time.

In contrast, if an operator selects the computer  
image signal, the interpolation processing unit 126  
25 performs, under the control of the system control unit  
125, an interpolation process to make the computer  
image signal have the same image size as that

corresponding to the horizontal and vertical  
resolutions of the display device 18. In this case,  
the display control unit 131 displays the data having  
the same resolutions as the horizontal and vertical  
5 resolutions of the display device 18.

As described above, the display control apparatus  
of the fourth embodiment comprises: the sync signal  
separation unit 121 for separating an input analog  
signal of a computer or the like into an image signal  
10 and a sync signal and generating horizontal and  
vertical sync signals and a sync signal polarity  
signal; the A/D converter 123 for converting the input  
analog signal into a digital image signal; the system  
control unit 125 for measuring the frequencies of the  
15 input horizontal and vertical sync signals and judging  
the display mode in accordance with the measured  
results; the frame conversion unit 130 for converting  
RGB data of the TV input signal from the field unit  
into the frame unit; the key input unit 127 for  
20 selecting either the TV signal input or the computer  
signal input, the switch 124 for selectively outputting  
either the TV input signal or the computer input signal  
in accordance with the selection by the key input unit  
127; the interpolation processing unit 126 for  
25 performing an interpolation process of changing the  
resolution only in the horizontal direction to the same  
horizontal resolution of the display device 18 if the

456789 101112131415161718192021222324252627282930

key input unit 127 selects the TV signal input, and performing an interpolation process of changing the resolutions both in the horizontal and vertical directions to the same horizontal and vertical resolutions of the display device 18 if the computer signal input is selected; and the drive control unit 128 for controlling to display the same data on N lines of the display device 18 at the same time where N is a quotient of the vertical resolution of the display device 18 divided by the vertical resolution of the input signal, if the key input unit 127 selects the TV signal input, and to display the image one line after another if the computer signal input is selected. Accordingly, even a dot matrix display device having a low refresh rate can display in real mode an image with plentiful motions, and even a computer signal having various display modes with different resolutions and a TV signal can be displayed on a dot matrix display device with a fixed resolution. Further, two input signals not only a computer input signal but also a TV input signal can be processed.

The foregoing description of embodiments has been given for illustrative purposes only and not to be construed as imposing any limitation in every respect.

The scope of the invention is, therefore, to be determined solely by the following claims and not limited by the text of the specifications and

alterations made within a scope equivalent to the scope of the claims fall within the true spirit and scope of the invention.

5

2025-11-16 14:44:44